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Charge Transport Devices (CTD's) for visible imaging
have been well developed because of the excellent silicon
technology. But infrared CTD imager development has lagged
behind because of inherent problems due to an extremely high
background photon flux, nonuniformity of detector sensitiv-
ities and yet undeveloped infrared metal-insulator-semicon-
ductor (MIS) technology. The purpose of this thesis is two
fold. The first was to develop a fabrication procedure for
a MIS device for infrared imaging. The Ti0 2 insulator would
provide large storage capacity for the IV-VI semiconductor,
PbTe. Although a complete device wasn't fabricated, signif-
icant progress was made in identifying the desirable charac-
teristics and in relative merits of several different
approaches. The second part involves a system study compar-
ing the infrared vidicon with CTD's to determine the feasi-
bility of solid state imaging. By comparing these systems
it was found that solid state imaging is feasible with im-
provement schemes such as background suppression and using
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Infrared imaging is a very important field whose appli-
cations have grown greatly in recent years. Applications
have spread to military, industrial, medical, and scientific
fields. Infrared imaging usually utilizes wavelengths be-
tween 1.5 and 14 microns and requires different infrared
detector materials to cover different parts of this wave-
length spectrum. This range is usually divided into three
spectral regions due to carbon dioxide and water molecules
absorbing the radiation. These regions or windows are
2.0-2.5um, 3.5-5.5um, and 8-14um. The response of the ma-
terial depends on the energy gap which is directly related
to the wavelength of interest by the relationship:
E = 1.24/A where X is the wavelength in microns
o
Typical materials are PbS, HgCdTe, and InAs in the 2.0-2.5um
region, InSb, PbTe , PbSe, and HgCdTe in the 3.5-5.5um region
and HgCdTe and PbSnTe in the 8-14um region.
The major difference between infrared and visible imag-
ing is the level of background radiation present for infra-
red imaging. Since all parts of a typical natural terrestial
scene are normally close to 300°K and since emissivities do
not vary greatly, the system must sense extremely small ir-
radiance differences against the prevailing 300°K background.
The figure of merit of infrared imagers is therefore based
on their contrasts against a large average flux rather than
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on their sensitivity to small total photon fluxes against a
zero background as is appropriate for camera tubes.
Infrared imaging devices which would utilize charge
transport devices (CTD's) instead of bulky, high power con-
suming vidicons would be highly desirable offering advan-
tages of small size, low weight, low voltage and power
requirements. Long range research envisions development of
CTO's and detectors of the same material and integrating the
two into compact solid state self scanning devices.
B. DEVELOPMENT OF INFRARED IMAGERS
1. Single Element Scanners
Once a detector is developed in a laboratory that
will detect over the necessary spectral region, the simplest
operational system is the single detector. This system is
developed to have a relatively small field of view as the
total field of view has to be scanned in a raster type scan.
The limit to the field of view is the speed of movement of
the target. A further disadvantage of the single element




Once a single element scanner has been developed the
next logical step is to design a linear array of elements.
Before the CTD was developed these arrays were read out by
two methods. The first is to read out the array with an
electron beam which means that the system has only one pri-
mary amplifier. The second method is to have a separate
readout and amplifier for each element, of the array.
14

The early systems of this type were installed in
aircraft whose forward flight provided the other dimension
to the image. Automatically set into the system was the V/H
(velocity/height) ratio which controlled the readout rate of
the array. As technology advanced these systems were scan-
ned mechanically in one dimension so they could be used as
ground surveillance systems. In these early models the sig-
nal was read out onto photographic film so there was no
instantaneous readout. An example of an aircraft mounted
array is the VKA-702 developed by the Texas Instruments
Corporation for the Swedish Air Force. It used cryogenic
cooled HgCdTe detectors for imaging in the 8-14um region.
3. Vidicon
The vidicon is an array of photoconductive targets
that are scanned with an electron beam in a small television
type camera tube. One end of the evacuated tube is a flat
optically transparent faceplate with an inner coating of
photoconductive material on top of a transparent electri-
cally conducting signal electrode. In the other end of the
tube is the electron gun whose beam is scanned over the
photoconductive film by external deflecting coils. The sig-
nal electrode is kept at a potential of 20 volts higher than
the cathode, and with no signal present, the back of the
photoconductive film is kept at the cathode potential by the
scanning electron beam. When photons strike the photocon-
ductive film they liberate carriers which changes the film's
conductivity, which in turn reduces the potential between
15

the front and back of the film. When the electron beam
reaches the point on the target where photons have struck,
electrons are deposited to bring the charge back to its
equilibrium condition. The pulse generated by the recharg-
ing electrons becomes the signal which is proportional to
the number of photons incident on the photoconductive film.
An important advantage of the vidicon is that it is
an integrating device. Photons striking the target between
electron beam scans change the film conductivity in a small
area and therefore are confined to a small area called a
resolution element. A sharply focused electron beam reads
out one resolution element at a time and therefore each ele-
ment integrates incident photons for a complete scan period,
This period is usually set equal to 1/30 sec to be compat-
ible in standard television.
4. Forward Looking Infrared (FLIR)
Development of FLIR started in 1965 when the mili-
tary expressed a need to get an instantaneous view of the
scene ahead of the aircraft as opposed to an image that had
to be photographically developed. Present day FLIR systems
give a raster type of the scene similar to that of televi-
sion. Being an infrared device it is equally useful in
night and day, with its limitations being attenuation of
infrared in the atmosphere.
In a typical airborne FLIR, the sensor looks at the
terrain ahead of the aircraft. The FLIR contains linear
arrays of as many as hundreds of infrared detectors which
16

sense temperature differences within the spectral band, as
they are scanned by rotating or scanning mirrors through a
field of view. The elevation field of view is covered by
the detector array while the scanning action covers the
horizontal or aximuth field of view. For each line through
which an individual detector is scanned a line can be gener-
ated on a cathode ray tube display, providing the operator
with a two-dimensional visual presentation of the region
viewed by the FLIR sensor.
Outputs from each detector is fed to a high gain
amplifier for driving scan conversion equipment to put the
final picture into formats suitable for standard or special-
ized television displays. Scan conversion is doen by elec-
tronic multiplexing. Most of the FLIR systems in development
today are compatible to modern television's 525 line scan at
a frame rate of 30.
Uses of FLIR include sensors in aircrafts, remotely
piloted vehicles, missiles, ships (as sensors and navigation
aids), and air defense systems.
5 . Infrared Solid State Imaging
The present FLIR technology is expected to advance
in the future, but a limiting and undesirable feature is the
weight and bulk of the mechanical scanning and signal proc-
essing equipment. Therefore industry is anxious to exploit
features of the CTD's such as self scanning and analog delay
elements for use in serial or parallel signal processing.
There are two basic approaches to solid state imaging, these
being monolithic and hybrid devices.
17

a. Monolithic Infrared Imaging
The monolithic IRCTD generally uses the standard
CTD structure with the substrate consisting of a narrow band
gap or an extrinsic semiconductor sensitive to infrared ra-
diation. These devices are further divided up into two more
categories.
(1) Inversion Mode Devices . The operation of
these devices is similar to the silicon CTD which is based
in the generation of an inversion region at the insulator-
semiconductor interface where photogenerated minority carri-
ers are collected. The narrow band gap semiconductors are
found among binary and tertiary compounds.
(2) Accumulation Mode Devices . A metal-
insulator-semiconductor (MIS) structure resulting from ap-
plication of gate voltage of proper polarity inducing major-
ity carriers at the insulator-semiconductor interface as in
the bulk of the semiconductor. Because of this, an extrin-
sic semiconductor substrate such as gold-doped germanium
(Ge:Au) and phosphorous doped silicon (Si:P) can be utilized.
The advantage of this is using the well developed silicon
technology for both the detector and CTD signal processor.
b. Hybrid Infrared Imaging
Hybrid devices consist of the coupling of any
one of the various types of infrared photodetectors to a
silicon CCD shift register unit. The signal processing and
detection are performed in two distinct units. The signal
processing consists of multiplexing, amplification,
18

correlation, delay, and adding. These devices can be divid-
ed into two categories which are described in detail in the
next section.
C. PROGRESS OF DEVICE DEVELOPMENT
1. Hybrid Device Development
The two different hybrid approaches mentioned pre-
viously are now described in detail.
a. Direct Injection Devices
In these devices the photogenerated charge is
introduced directly into the CCD shift register. This is
shown in figure 1-1 for a n-on-p infrared photodiode and
n-channel CCD. The infrared photodiode is connected in par-
allel to a silicon coupling diode (SCD) diffused into the
same silicon substrate on which the CCD is fabricated. The
first MOS gate (input) of the CCD is used to reverse bias
the infrared diode and the silicon coupling diode; the trans-
fer gate is used to introduce the photocharge into the CCD
through a field induced n-channel. When the $1 gate is
activated with a positive pulse, the potential well under
the gate acts as a sink for the diodes and the photocurrent
plus the saturation current of the diode will flow into the
well for the duration of the 01 pulse. When the $2 gate is
turned on and the <f>l gate is turned off, the current flow
and the charge present is transferred through the device.
Rockwell International has developed a direct inject ion InSb
diode array coupled to a 100 bit, p-channe] CCD shift
10
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FIGURE 1-1 DIRECT INJECTION HYBRID 1 KCCD
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register through eight input taps. The device is operated
at 80°K and has been operated at CCD chip frequencies up to
and higher than 1 MHZ.
b. Indirect Injection Devices
These devices use a buffer stage between the
photodetection stage and the CCD shift register. The com-
position of the shift registers range from one on-chip
MOSFET to a number of off-chip amplifiers. Two applications
of the indirect injection devices are with pyroelectric de-
tectors and photoconductive films.
2 . Monolithic Device Development
Santa Barbara Research Center, a subsidiary of Hughes
Aircraft Company, has reported work on an InSb CCD to demon-
strate CCD feasibility by actual measurement cf charge trans-
fer. This objective was not met but data from InSb CCDs
fabricated and tested indicate that feasibility is in the
near future. The problems are not of a fundamental nature
but rather are in the fabrication process. It is expected
that InSb CCD's will be developed with further process con-
trol and fabrication experience.
General Electric has worked almost exclusively with
the Charge Injection Device (CID) which works on the same
principle as the CCD. They have developed a silicon mono-
lithic camera that they are selling now with 100*100 and
256x188 element arrays. They are attempting to develop a
similar type camera in the 1.5-5. 5pm region using InSb.
21

They are attempting to develop a 100x1 array to operate as
a 500x500 element array by reading it out in one of the fol-
lowing schemes.
a. Method 1
A linear array is scanned mechanically over the
scene to provide a two dimensional image. If, for example,
it is desired to have a 500 element linear array, it is made
up of five 100 element arrays each of which is read out into
its own amplifier. Therefore, the system requires five pre-
amplifiers.
b. Method 2
A two dimensional area array (mxn) is made up of
m linear arrays of n elements each. This scheme eliminates
problems associated with mechanical scanning. Since the
background flux is high various schemes have to be used to
overcome saturation of the elements during the frame time.
(1) The m linear arrays can be sequently read
in parallel. Because of this the frame rate is m times
faster than the frame rate for an area array.
(2) The line arrays can be sequently enabled
and read, thereby achieving an integration time which can
prevent saturation and yet maintain the original frame rate.
D. NONUNIFORMITY AND SYSTEM STUDY
It has developed that the limiting factor in most imag-
ing applications is the nonuniform sensitivities between
adjacent detector elements. This problem of nonuniformity
has slowed down advancement of infrared arrays over the past
22

few years. In the third part of this thesis a system study
will be presented to discuss different methods of overcoming
this problem of nonuniformity
.
E. THE IV-VI AND HIGH DIELECTRIC CONSTANT SI-MIS
In fabricating a IV-VI MIS for infrared imaging in the
8-14ura region it is desirable to develop a high storage
capacity because of the high background present in this
region. Therefore a high dielectric constant insulator is
needed. This is because
Q = V (C -C™.) (1)
s g ox DD y • v '
where
V = gate voltage




= capacitance in deep depletion
The variable that can be changed with greatest effect is the






k = dielectric constant
e = permittivity of free space
A = area of the gate
d = thickness of the insulator
To increase this, d can be made smaller but is limited by
the breakdown voltage. The area of the detector is usually
controlled by the size of the array and spatial resolution
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required. Therefore the only thing left to alter is the
dielectric constant of the insulator. In this research it
was decided to develop titanium dioxide and tantalum pent-
oxide for insulators. To set up developing procedures and
to establish standards, it was decided to start depositing
Ti0 2 on silicon. This was because we understand very well
the surface properties of silicon in these Ti0 2 -Si devices.
Therefore, we can concentrate our attentions to the proper-
ties of the insulator. This will have another practical
pay off in developing a large storage capacity for silicon,
24

II. MIS DEVICE DEVELOPMENT
A. BACKGROUND
A survey of past work on MIS devices can be broken up
into two categories, silicon-MIS and other MIS devices.
1. Silicon MIS
Extensive work has been done with the natural oxide
of silicon, Si0 2 . Other insulators have been used to in-
crease the storage capacity. These insulators include
A1 2 3 , Ti0 2 , and Si 3 N 4 .
2. MIS of Other Semiconductors
In the 3-5ym region using III-V semiconductors Santa
Barbara Research Center and General Electric have worked
with InSb. GaAs and GaAsP as well as many silicon devices
have been investigated by the University of New Mexico. In
the IV-VI region MIS devices have been investigated at the
Naval Postgraduate School under the supervision of Dr. T. F.
Tao.
B. THEORY OF MIS
This is a theoretical study of a single MIS device to
determine its feasibility for use as an infrared CCD. The
basic cell of the CCD is the MIS. This means that the basic
element of a CCD is 2, 3, or 4 MIS cells depending on whether
the CCD is phased in 2, 3, or 4 phases.
.".!,

1. The Ideal MIS Structure
The ideal MIS analysis considered will contain no
interface states (N ). no metal-to-semiconductor work func-
ss
tion differences (cf> ), and negligible bulk semiconductor
resistance and insulator conductance. Under zero bias con-
ditions the energy band structure is shown in Figure 2-1.
Here the metal-to-semiconductor work function (<J> ) is equalms
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/2q + i|> B ) = for p-type (4)
where
d> = metal work functionYm
X = semiconductor electron affinity
i|>R = potential difference between Fermi level E„
and intrinsic Fermi level E.
l
E = energy band gap
E = energy in the lower edge of the conduction band
E = energy in the upper edge of the valence band
q = charge in an electron
After a device is biased with positive or negative
voltage three different cases occur in the MIS: accumula-
tion, depletion, and inversion. The energy band diagrams
for these three cases are shown in Figure 2-2 for n and p
types.
In a p-type MIS with negative bias applied with
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FIGURE 2-2
BAND DIAGRAMS AT (a) ACCUMULATION, (h) DEPLETION, (c) INVERSION
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upward and is closer to the Fermi level. Since there is no
current flow in an ideal MIS the Fermi level remains con-
stant. This bending of the band causes the majority carri-
ers, in this case holes, to be attracted to the interface
between the semiconductor and insulator by the attractive
forces of the net negative charge on the gate. This is
called "accumulation". A small positive voltage is applied
to the gate and the majority carriers are pushed away from
the surface forming a depletion area. This bending downward
of the energy bands is called "depletion". As more positive
voltage is applied the energy bands are bent down even fur-
ther until the intrinsic level E. at the surface crosses
1
over the Fermi level. This attracts the minority carriers
(electrons) to the interface thus forming an inversion layer
as they now out number the majority carriers. The n-type
semiconductor acts the same way except that the majority
carriers are electrons and minority carriers are holes. This
case is referred to as low frequency inversion.
Two other cases must also be considered; these being
high frequency inversion and deep depletion. High frequency
inversion occurs when the a-c signal is applied so rapidly
that the minority carriers cannot be supplied by the gener-
ation and recombination rates in the semiconductor. This
results in a partial inversion case. In the deep depletion
case the dc bias sweep and a-c signal are both so rapid that
no inversion takes place.
29

2. Charge Distribution in a MIS Structure
t
.
The charge per unit area on the metal (Q ) must
equal the total charge per unit area in the semiconductor
(Q ) for all bias voltages. The applied voltage is divided
between the insulator and semiconductor. The capacitance of
the insulator is constant and given by equation (2). The
capacitance of the semiconductor (C ) is voltage dependent
of the charge distribution in the semiconductor.
Figure 2-3 shows the charge distribution as a func-
tion of distance x for a MIS in the three states described
above; accumulation, depletion, and inversion. Here the




x^O p (x)dx (5)
where
p(x) = q(p - n + ND - NA )
p,n = carrier concentrations
Nn ,N. = impurity concentrations
The charge in the depletion layer and in the inversion layer
as a function of surface potential requires the integration
of a one-dimensional Poisson equation and with substitution













U. are the potentials at the surface or bulk of the
s b J
semiconductor. This is in kT/q units.
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1^ = (kTe /2q 2 n.) 2 = the intrinsic Debye length (7)
The inversion layer contribution to Q is Q given by a sec-
s n







2 [cosh(U-Ub )-cosh(Ub )+sinh(Ub )
]
(8)
Q can now be written in terms of Q and x, , the effective
s n d
depletion width.
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FIGURE 2-3 TLOT OF CHARGE VERSUS DISTANCE IN A MIS
3
. Capacitance-Voltage Characteristics of an Ideal MIS
A typical capacitance versus gate voltage curve is
shown in figure 2-4 for a p-type semiconductor. The capaci-
tance is proportional to the voltage (Q=CV) and charge.
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FIGURE 2-4 IDEAL C-V CURVES FOR P-TYPE MIS
32

Therefore, the different regions can be described by refer-
ring to the previous section. Notice that the capacitance
is normalized to the oxide capacitance. In the accumulation
region, there is an accumulation of holes in the semiconduc-
tor insulator interface and therefore a large capacitance.
Applying a more positive bias leads to reduced hole density
and formation of the depletion layer. Since this region
contains practically no carriers and acts as a dielectric in
series with the insulator resulting in a lower total capaci-
tance. The C-V curve passes through a minimum and then
rises to the inversion layer as minority carriers form at
the interface. If the change in signal frequency is high
the minority carriers cannot form and the capacitance re-
mains low. If the signal voltage is applied so rapidly that
no minority carriers form at the interface the capacitance
further decreases in value and in theory eventually goes to
zero.
Using the equations for charge in the semiconductor
developed in the previous section, the following equations
for capacitance in each region can be developed. Since the
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For the low frequency case,
q(p-n+N +N )






where the minority carriers can follow the applied bias and
signal.
In the high frequency inversion case, an effective
depth X ff must be considered since the minority carriers
don't follow the ac signal but are none the less affected by
it. Therefore,
K e







eff " / [cosh(U -Uu )-cosh(U^)+U sinh(U, )] du
This value of C is then substituted into equation (10) for
the total capacitance.
In the high frequency deep depletion case, the C-V
relationship is like that of a reverse biased pn junction.
This is really a transition case in which the MIS is not in
equilibrium and can be caused by a leaky oxide or if the dc
bias is rapidly swept from accumulation to inversion. The
capacitance is again given by equation (10) where X ff is a
different value since there is no inversion layer and
Q =q(Nn~N.)X ff . The deep depletion capacitance is
(13)C
i nri l+[2K?e V /q(N.-N»)K X 2 ]DD ' l o g' 1V A D y s i J
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4 . Capacitance-Time Characteristics of an Ideal MIS
When a MIS device is pulsed into deep depletion from
accumulation the semiconductor surface potential is large at
the onset of depletion and then relaxes to some quasi-equi-
librium inversion value in a certain characteristic time, T.
The length of this time T depends on the rate at which the
majority carriers drift to the bulk region to neutralize the
ionized acceptor atoms and on the rate of minority carrier
generation at the interface. A number of parameters can be
derived from a plot of C versus t, among these diffusion
length, minority carrier lifetime, surface generation veloc-
ity, storage time and a measure of the maximum amount of
charge that can be stored.
Figure 2-5 shows the relationship between a pulsed
waveform, C-V characteristics, and C-t characteristics.
The two more important parameters of a MIS derived
from a C-t curve are storage time and storage capacity. The
storage time is defined as the maximum amount of time that a
MIS will remain in deep depletion once pulsed. This time
sets the lower limit on the clock frequency. Incidently,
long storage times are favorable in CCD applications since
it allows fewer unwanted non-signal carriers to enter into
inversion
.
Storage capacity is the maximum amount of minority
charge that can be stored in each MIS element. One estimate
of this storage capacity is












5. The Non-Ideal MIS Structure
The fabrication of MIS devices and the physical pa-
rameters of the materials involved introduce factors that
cause deviations from the ideal characteristics. These de-
viations are important in understanding experimental results
of the MIS work and are described below.
a. Metal Work Function
If the value of the work function (<b ) is otherVTms
than zero (the sign depending upon whether the MIS is p or n
type), the experimental C-V curve will be displaced right or
left by an amount equal to cb . This isn't really a seriousJ ^ Yms
problem as the displacement can be easily calculated and the
curve shifted back.
b. Charges in the Insulator
There are two types of charges introduced during
fabrication of the insulator, these being fixed and mobile
charges. The fixed charges are located at or near the semi-
conductor surface and are immobile with an applied field,
but a portion of the bias field is required to neutralize
the effect of the fixed charge. This causes the experimen-
tal C-V curve to shift without distortion. However, the
mobile ions tend to follow the variation of the applied
field but at a slower rate than the carriers. This results
in a hysteresis effect which is shown in figure 2-6a. Hys-
teresis means that a curve generated by a positive to nega-


















(c) HIGH CONTACT RESISTANCE




An interface state is defined as an allowed
energy level within the forbidden gap at the surface. There
are two possible states, these being donor states and ac-
ceptor states. A donor state can have two states of charge;
these being neutral or positive due to giving up an electron,
This state of charge is controlled by the Fermi level —
being in its positive state when above the Fermi level. The
acceptor conversely changes its state from neutral to nega-
tive. As external bias is applied to the MIS the bands tend
to bend and the surface state levels move with the valence
and conduction bands while the Fermi level remains fixed.
The change in charge comes about when the interface state
crosses the Fermi level, which in turn changes the MIS ca-
pacitance. This change of capacitance (AC) is shown in fig-
ure 2-6b and gives three different effects. This gives
additional capacitance, a frequency dispersion, and they
change the voltage axis by changing the dependence of the
surface potential on the applied bias.
d. Ohmic Contacts
If there is a high contact resistance on the







Thin films of PbTe were grown and the techniques
learned from this can be readily expanded to grow PbSe,
Pb Sn., Te. and Pb Sn., Se thinfilms. Different stoiciomet-
x 1-x x 1-x
ric combinations were tried to control carrier concentra-
tions of the thin films and were prepared in the following
way.
High grade purity lead and tellurium were care-
fully measured with the weights dependent on the stoiciomet-
ric concentration desired, i.e. Pb.. _
n1 Te. The lead was
poured into a quartz tube that had been cleaned with dichro-
mate acid and rinsed in distilled water. The tube was 2" in
diameter and 6" long with two smaller quartz tubes proturd-
ing from the ends. The lead was then melted and cooled to
solidify it. The pelletized tellurium was then added to the
quartz boat. The quartz boat was installed on a vacuum sys-
tem which was used to draw purified hydrogen gas continually
through the boat as the tellerium was melted. The quartz
boat was then sealed at both ends under a vacuum leaving the
contents under a pressure of 3*10" 6 torr. The boat was then
left in a furnace for 12 hours at a temperature of 1180°C.
The thin films were deposited in a specially con-
structed furnace. The substrate holder was a 3/4" carbon
slug 1" long with a slot drilled in one end just large enough
for the substrate to Jit into and be flush with the end.
4

This slug fitted into a barium nitrate heater slug 2" in
diameter around which was wound nickel chromium wire. The
furnace was a quartz tube 2§" long with the top rolled over
into a rim to prevent it from slipping through the heater
coils. The complete furnace consisted of the substrate
heater/holder suspended 2" above the furnace with a chimney
in between to prevent contamination of the vacuum chamber
and a flapper to "turn" the furnace on and off.
Barium flouride was used as the substrate for
all thin films grown. It was found that the substrate tem-
perature had to be very carefully controlled during deposi-
tion or cloudy films resulted. The temperature range found
best was 320-330°C. The source furnace temperature was not
monitored accurately and deposition rate was controlled by
the current through the heater coils. A furnace temperature
of approximately 600°C yielded a growth rate of approximately
two microns per hour. A Hall mask v/as used to grow the
films in the shape of figure 2-7.
FIGURE 2-7 HALL MASK USED IN DEPOSITION
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Metallurgical measurements were made on the
samples in order to determine their crystal structure and
orientation. Specific tests were Louie photographs and
electron diffraction. Thickness of the films was determined
by a Perkins Elmer spectrometer. Leads were then epoxied
onto the Hall sample with silver epoxy and Hall measurements
were performed. Basically, these consisted of a liquid ni-
trogen cold finger onto which the sample is mounted and then
placed between two magnetic poles. The polarity and change
of voltage measured between contacts 3-7 in figure 2-7 de-
termined the Hall voltage and whether the semiconductor was
p or n type. The conductivity voltage was also monitored as
the sample was cooled from room temperature to 77° K. Using











R-. = the Hall coefficient
V„ = Hall voltage
t = semiconductor thickness
q = charge of an electron
n/p = the majority carrier of the semiconductor
a = conductivity of the semiconductor
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u = mobility of the semiconductor
I = length between measuring points (2-4)
w = width of the Hall sample between points (3-7)
b. Insulator
It was attempted to fabricate an insulator layer
of TiO . This consisted of depositing titanium on a glass
slide with a Varian 2kw e-gun and monitoring the deposition
rate with a Sloan Rate Monitor. This was carried out suc-
cessfully with films grown ranging from 1000-15000A. The
next step was the anodization phase. Oxalix acid was used
as the bath, a platinum wire acted as the cahtode, and the
titanium thinfilm served as the anode. A constant current
power supply was used which had a maximum voltage capability
of 150-200 volts. Figure 2-8 shows a block diagram of the
anodization procedure.
c. Metal Contacts
Gold or aluminum were deposited on the samples
in a separate vacuum system consisting simply of a high cur-
rent feed through and a small wire basked wound in the shape
of a cone and approximately §" high. Pieces of sputtered
gold or aluminum were inserted into the basket and the ap-
propriate mask placed over the devices at which point the
system was pumped down to 3 X 10~ 6 torr. As the power supply
connected to the small basket was turned up the basket
heated up and melted the gold or aluminum. Since each have
good wetting properties the molten metal stayed in the bas-
























To evaluate the MIS devices fabricated, two basic
tests need to be taken. These are measuring the C-V and C-t
characteristics.
a. C-V Characteristics
Only high frequency C-V characteristics were
measured to get a rough idea of device characteristics.
Figure 2-9 shows a block diagram of the experimental set-up
used. The Boonton Model 72A Capacitance Meter was used as
it provides a direct scale readout on a X-Y recorder output
for full scale capacitance ranges of 1,3,10,30,100,300,1000,
and 3000 picofarads. The bias voltage was applied which
could range from ±200, ±400, or ±600 volts dc. The bias
voltage combined with the internal 15mv-lMHZ signal to allow
the MIS device to be swept through plus and minus voltages.
A Wavetek Model 142 was used to provide a triangular wave-
form to the sample through the capacitance meter. A dc
power supply was used to apply external bias to the Wavetex
to shift the triangular waveform above and below zero. An
X-Y recorder was used to record the subsequent C-V curves.
A Boonton Model 75 Bridge was used during C-V
measurements to spot check capacitance and measure device
conductance. An advantage of this device is that the meas-
uring frequency could readily be changed but unfortunately























BLOCK DIAGRAM FOR MEASURING C-V AND C-t CHARACTERISTICS
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mounted in a probe so that the metal dots could be probed at
random.
b. C-t Measurement
The same block diagram of figure 2-9 was used to
measure C-t characteristics except the Wavetex signal gener-
ator was in the square wave mode. The resulting C-t curve
was traced on the X-Y recorder unless the storage time was
so short that it had to be recorded on an oscilloscope.
D. EXPERIMENTAL RESULTS I - SILICON MIS
The MIS capacitors were fabricated by a reactive sputter-
ing process in pure oxygen atmosphere back filled to approx-
imately ten microns of partial pressure. These consisted of
two batches. The first batch was MIS capacitors having
150o8 of TiO deposited on n-type silicon (3-5fi-cm). TheX
second batch consisted of four different types of MIS capac-






Si-9000§ TiO , and p-type Si-900o8 TiO . The resistivitiesX X
are all in the 3-5fi-cm range. C-V data was taken on these
samples and various methods of post heat treatment were then
used in an attempt to improve these characteristics.
1. Results of the First Batch of TiO -Si Capacitors
x
_
Looking at the initial C-V curve the following con-
clusions can be drawn (see figure 2-10).
(a) By measuring the area of the MIS capacitor and
thickness of the insulator a dielectric constant of 25-30 is





sputtered oxides of titanium are not the stoichiometric Ti0 2 .
Instead, it should be described more appropriately as TiO .
(b) The TiO was deposited on a two inch wafer of
silicon. From the changes in color Of the oxide from blue
to a deep violet, it is known that the composition and thick-
ness of the oxide varies over this wafer. These differences
in oxide can also be detected by examing the C-V character-
istics. Figure 2-11 is an example of this.
(c) There is a small hump in the C-V curve near the
inversion threshold indicating trapped charge states near
the valence band.
(d) Hysteresis is common in all samples in varying
degrees. The amount of hysteresis has been reduced by post
Vip\0-r + T»o o -*-m <zs vi +-
(e) The voltage bias ranges over which the accumu-
lation state is changed to inversion state typically vary
from five to ten volts which is much larger than theoretical
analysis would indicate, (less than five volts).
(f) The value of capacitance measured on the Boon-
ton Bridge, Model 75, agrees closely with the Boonton Capac-
itance Meter, Model 72, for these samples. Their typical
shunt resistance values are in the range of 3-5000 ohms.
2. Results of the First Batch Following Heat Treatment
By heating the samples in a nitrogen atmosphere at
300°C, the C-V characteristics were generally improved.
Figure 2-10 shows the results of one of the better samples





can be seen that after the initial three minutes of heat
treatment no further improvement is observed. The sample
was then heated in an oxygen atmosphere at 300° C in an at-
tempt to investigate whether the presence of oxygen in heat
treatment is an important factor or not. The results are
quite similar to those with heating in nitrogen indicating
that the heat treatment is not really an oxidation process.
The same heat treatment was tried on samples with
poorer initial C-V characteristics (see figure 2-11). The
results indicate the same trend of improvements. It is
interesting to note that in all cases heating reduced the
capacitance of the oxide. Since the MIS area and the insu-
lator thickness remained the same, it would seem that the
dielectric constant decreased in value upon heating.
The effects of electric field during heat treatment
were investigated by heating the samples while a voltage was
being applied. So far this series of measurements has not
yielded significantly different results. It is not in agree-
ment with the experiences in the Si0 2 trade where it is gen-
erally known that electric field during heating helped in
moving the charges in insulators and reducing the hysteresis
and drift effects.
3. Results of the Second Batch of TiO .-Si Capacitors
A.
The second batch of MIS capacitors was not nearly as
successful as with the first batch. The initial C-V curves
for two samples are shown in figure 2-12. As can be seen





but to a larger extent. These samples were made in a dif-
ferent sputtering system from the one used for the first
batch of samples. The difference in power supply and target
arrangement could have caused the differences in results.
4. Results of the Second Batch Following Heat Treatment
Various heat treatment of these samples were tried.
The series of heat treatments included short periods of 300°
C
in nitrogen atmosphere, three and five minutes in oxygen
atmosphere at 800° C, and finally a 16 hour treatment at 280°
in a nitrogen atmosphere. These did not significantly im-
prove the C-V characteristics.
Calculation of the dielectric constant showed that
it ranged from 15-20 in the four samples which is again
lower than expected for TiO .* x
E. EXPERIMENTAL RESULTS II-IV-VI MIS
1. Thin Films
N-type thin films were obtained with carrier concen-
trations ranging from lxio 1 7 -2*10* 8 . The mobilities ranged
from 2000-25,000 at 77°K. Although two heavily tellerium
rich compounds (PbTe. nnc , PbTe. nn«) were used as the evap-1 . 005 1 . 001
orant source, p-type thin films have not been obtained. To
obtain p-type semiconductor films a different furance will
have to be constructed which contains two separate chambers
with separate heat controls. One chamber will contain PbTe
and the other pure tellerium. By controlling the tellurium's
temperature the carrier concentration might be better con-





Anodization was attempted on several glass slides
covered with various thicknesses of titanium metal. A satu-
rated solution of oxalic acid was used as the anodization
agent. A thin film of TiO film was formed but was very
lossy and broke down under applied voltages, typically five
volts or less.
To anodize titanium, a constant current (in the vi-
cinity of one microampere/cm) is applied. As time progresses,
the voltage increases proportional to the depth of the insu-
lator layer. Typical reported growth rates are 20-25i\ of
insulator per volt.
Good anodization films can be grown using the appa-
ratus described with the following improvements. A buffer
of HC1 should be added to the bath to combine with the sodi-
um atoms in the distilled water. The pH value should be





When studying infrared imaging it is imperative to study
the different noise sources present to discover the limiting
factor for operation of the device. In this section three
different imaging systems will be compared under many dif-
ferent situations to attempt to show which has more promise.
It will also be shown that the new solid state approach to
infrared imaging using the CCD and CID are feasible using
certain signal processing schemes suggested herein.
The three different systems to be compared are;
i. Linear and Area Array Vidicon
ii. Linear and Area Array CID
iii. Linear and Area Array CCD
Figures of merit used are Noise Equivalent Flux Density
(NEFD) which is determined by setting signal current equal
to noise current and solving for signal flux, Q . Another
figure of merit used is Noise Equivalent Temperature Differ-
ential (NEAT), which is NEFD/total differential spectral
flux density. An acronym used frequently is BLIP which
stands for Background Limited Infrared Photodetect ion
.
Three cases will be presented to demonstrate the capa-
bilities and limitations of infrared imaging. A plot of
NEFD and NEAT versus Q. will be shown and pertinent data
from these plots will be summarized in tables.. After those

three cases have been presented, various methods will be
proposed to solve the noise limitations of the various sys-
tems.
Four spectral regions are used (2.4-2. 7um, 2.7-3.0um,
3.0-5.5um, and 8 . 0-12 . 5ym) , but it should be pointed out
that any particular user can readily use the equations pre-
sented for his spectral regions to determine specifications
for his own system.
Finally, data will be presented in such a way that if a
specific mission is desired with a specific spectral region
and a certain array size available, one can start a trade
off comparison of NEAT, nonuniformity , readout time and
charge storage capacity to determine an optimum system to
meet his needs.
B. DEVELOPMENT OF THE EQUATIONS
1 . The Two Dimensional Vidicon System
The basic formulas for the noise currents were de-
rived by J . 0. Dimmock and are summarized here.
The NEFD due to background
A ^o- WW i
o F
The NEFD due to amplifier noise
[2-nk(T +T )C. ]*
(NEFD) = - (16)
qnG | D 2TQtF
:,c,

The NEFD due to array element nonuniformit ies
(NEFD) = —° (17)v y n Mir v '
definition of terms
Q, = background photon flux density
fi„nv
= field of view
D = primary collection optics diameter
M = total number of resolution elements
m = number of rows of elements
n = number of columns of elements
T = transmission efficiency of the optics
t.„ = frame timeF
n = retina quantum efficiency
k = Boltzman's constant
(T +TT ) = equivalent input temperature of the amplifiera j_j
plus load resistor
C. = retina to ground capacitance
q = electronic charge
G = retina photoconductive gain
g = point-to-point rms variation in sensor sensi-
tivity
Two other factors will limit the operation of the
vidicon. These are:
a. Beam Starvation
The electron beam current available for infrared
vidicon camera tubes can be limited. A beam current o i' lOua




Essentially this is saturation of the charge
storage capability of the vidicon retina.
2. Linear Vidicon
The basic formulas are similar to those for the two
dimensional case but reduced by array sizes.
(NEFD). = that for the two dimensional case divided
x
by n 2
(NEFD) = that for the two dimensional case with a
different value for C.
1
(NEFD) = that of the two dimensional casev
'n
3. Charge Injection Device (CID)
The equations were developed by General Electric.
4 VoAd *(NEED) = — [ P - Q ] (18)
ttD
2 T 2F 2 t.n
o 1
[2uk(T +T )C,] 4











A i = size of individual detector elementsd
t. = integration time per element
C, = tota] input capacitance of the read out amplifier
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4. Charge Coupled Devices (CCD)
a. Background Shot Noise
Transfer efficiency (u) of an n-element array is
u = (1-e) £ where e = functional charge loss per transfer
and n = the number of transfers. For a two-phase CCD n
g g
equals 2n.
4 rWd*(NEFD), = ^— [ - w - ] (21)O
_ T-v 2 m _n-nZ_L
O
ttD T n2F 2 t.
This equation is the same as in the case of the CID except
that n is reduced by u.
b. Reset and Output Noise
1 . 4 ( kTC
)
2
(NEFD) - t'm + (22)v y ro A T t.qri '
o o iH
c. Fast Interstate Trapping Noise





(NEFD)., = . J* (23)v y ifs A T t .ri '
o o 1
d. Nonuniformity Noise
gQAnv(NEFD) = g * UV (24)v y
n Mtt
e. Amplifier Limited Noise





N = the number of surface states
ss
A = the area of the gate
g
A = the area of the optics
o
C. DESCRIPTION OF THE VARIOUS CASES
1. Case I
This is the ideal case. The integration time of
each element is assumed to be 33.3 msec to be compatible
with television. This will show what kind of performance
can be expected and what is needed to accomplish this.
2. Case II
A charge storage capacity Q , of lxl0 13 /cm 2 is as-
sumed with a readout time of lxlO-7 sec (f , . = 10 MHZ}ClOCK
and the largest size array subject to these constraints is
used to present results similar to Case I.
3. Case III
A linear array is formed and either mechanically or
electronically scanned over the field of view with the frame




Three useful graphs used in all three cases are pre-
sented in figures 3-1, 3-2, and 3-3. Figure 3-1 is a plot
of integration time versus Q, with Q , as a variable. Theb st
horizontal line labeled ideal situation is equal to an inte-
gration time of 33.3 msec which is compatible to television.
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5 X 10 12 cm-3 ) are achievable now and the other two storages
in the 10 13 cm-3 range are speculations for the future.
Figure 3-2 is a plot of integration time versus total
number of array elements with readout time as the variable.
Three clocking times are shown. One and ten megahertz can
be achieved presently with 50MHZ being available in the fu-
ture.
Figure 3-3 is a plot used for the CCD, having trans-
fer efficiency plotted versus total number of array elements
with the variable e which is the fractional charge loss per
transfer. The curves plotted are for a two phase CCD using
the readout scheme illustrated in figure 3-4.
L_ A p.—. A _—
.





Figure 3-4 Readout Scheme for CCD
o 1

The signals in the linear arrays are shifted in par-
allel into a shift register next to it so that the integra-
tion of incoming photons can start again immediately rather
than having to wait for the linear array to be read out seri-
ally. The parallel shift registers clock the charges into a
shift register running horizontally whose clock rate is n
times the clock rate of the parallel shift registers.
D. ANALYSIS OF THREE CASES
1 . Ideal Case (Case I)
a. System Parameters
t TNT, = 33.3 msec which is subject to new tech-
nology to avoid saturation
t = 1. 33x10" 7 sec f .. . = 7.5 MHZ
r clock
M = 250,000 elements m=n=500
D = 25 cm F = 1 . 5fiFOy
= (.lx.1) sr
A = SU-.J^F 2 = 14.06 cm 2
r FOV
n = G - T = . 5
o
T +T T = 77°Ka L
vidicon capacitance = 30 pf
CID capacitance = 10 pf
CCD reset capacitance = .01 pf
CCD capacitance = 10 pf
T = atmospheric transmittance = .5




The system performances were plotted in figure
3-5, a plot of NEFD versus Q,. The four spectral regions of
interest are identified by the background photon flux within
their spectral bands. It should be pointed out that in this
figure, the background temperature considered is 295°K. The
dashed lines are the equivalent NEFD for a NEAT of .1°K for
these four spectral cases. This was chosen as the system
performance requirement in this study. It can be seen from
figure 3-5 that the 2.4-2. 7ym and 2.7-3.0um systems are lim-
ited by amplifier noise from reaching NEAT = ,1°K and the
other two systems are nonuniformity limited.
(1) Nonuniformity Limit . Assuming that the
amplifier noise can be lowered, Table I lists the maximum
nonuniformity tolerable to achieve NEAT = .1°K.






Table II lists the maximum nonuniformity
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TABLE II Nonuniformity to Achieve BLIP, Case I





The nonuniformity requirements here are
severe but it is not likely that a practical system would
require NEAT in the range of a hundredth of a degree or even
less. Therefore operation at a NEAT = .1°K should be ade-
quate.
(2) Amplifier Limited . Table III lists the NEAT
achievable for each system if they are amplifier noise lim-
ited. For the CCD, it was bound that the fast interface
states noise is larger than the amplifier noise. Therefore,
the CCD column in Table III is the fast interface states
noise limited. If the amplifier noise limited NEAT is below
.1°K, the NEAT will be listed just as .1°K.






2.4-2.7 .32 .1 .609
2.7-3.0 .1 .1 .223
3.0-5.5 .1 .1 .1
8.0-12.5 .1 .1 .1
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(3) CCD Requirements . For a signal loss of .05
through the CCD, e must be less than .0000256.
(4) Q . Required to Avoid Saturation. Table IV
shows the storage capacity needed to avoid saturation by the
background photon flux for an integration time of 33.3 msec.
TABLE IV Storage Capacity Requirements for Case I
st
., Allowed t T>TrT, for Improvement factor „ . , ,,,AX INT r Required Q
for Q = 5x10 13 to Achieve t =1/30
2.4-2.7 4.76 sec OK easily met
2.7-3.0 1.55 sec OK easily met
3.0-5.5 2.19 msec 15.2 7.6X10 1 "
8.0-12.5 .0775 msec 430 2.15X10 16
Other schemes to increase the storage ca-
pacity are presented later in this thesis along with schemes
to minimize the detrimental effects of nonuniformity
.
(5) Conclusions . It is concluded that for in-
frared solid state imagers for the terrestrial environment
detection application with integration time of 1/30 sec and
an array size of 250,000 elements that; the 3.0-5.5um and
8.0-12.5um imagers will be nonuniformity limited. The 2.4-
2.7um and 2.7-3.0um imagers will be amplifier limited for
IR vidicon and interface state noise limited for CCD. CID
amplifier noise limits the 2.4-2.7um region.
In order to achieve a NEFD equivalent to
NEAT of .1°K for the nonuni formity limited system, the non-
uniformity must be less than .17% and .08% for the 3.0-5. 5ym
GO

and 8.0-12.5ym imagers. Assuming that the practically
achievable nonuniformity is 15%, then some kind of signal
processing scheme must be devised to provide the improvement
factor of 88 and 212.
In order to achieve a NEFD equivalent to
NEAT of .1°K for the amplifier limited systems, a vidicon
amplifier capacitance of 10 pf should be adequate to give a
system performance NEAT of .1°K. However, for the CCD, in-
terface state density less than 10 1 * is needed to achieve
NEAT = . 1°K.
It should be noted that it is difficult to
accomplish this ideal case with the present technology be-
cause integration time may have to be less than 1/30 sec to
avoid saturation of the storage element and the array size
may have to be smaller than 500x500 because the clock rate
is not fast enough to read out the shole array.
2. Charge Storage Limit Case (Case II)
a. System Parameters
The limiting parameter for this case is the
charge storage capacity (Q ,). It was set equal to
l*10 13 / cm3 and t was set equal to 1*10"~ 7 sec (f , =10MHZ)r C JLOCK
The longest integration time was chosen to allow the largest
array size.













T +T T = 77° Ka L
Vidicon capacitance = 30 pf
CID capacitance = 10 pf
CCD reset capacitance =
. 01 pf








TABLE V Integration Time and Array Size, Case II
AX t INT M
2.4-2.7 33.3 msec 250,000
2.7-3.0 33.3 msec 250,000
3.0-5.5 .438 msec 4,356
8.0-12.5 .0155msec 144
Note that for the vidicon t TN =33.3 msec and array
size equals 250,000 as the charge storage doesn't
depend on Q ,
.
b. System Analysis
The system performances are plotted in figure
3-6. The dashed lines represent NEAT = .1°K for each spec-
tral region. Because the plot is rather crowded, the 2.4-
2.7um and 2.7-3.0)jm regions are not shown as they are exactly
the same as Case I . Therefore all numbers quoted for these
regions will be from figure 3-5.
(1) Nonuniformi ty Limit . If the amplifier
noise is disregarded the nonunif orinity required to meet















In Table VII, the nonuniformity required to
achieve BLIP performance is given.







NEAT at BLIP ( 8 C)
CID/CCD
2.,4-2.7 .19% .19% .0586 .0586
2. 7-3.0 .11% .11% .0386 .0386
3.,0-5.5 . 000066% . 0046% .000038 .000038
8.,0-12.5 . 0000004% .00085% .0000005 .0000005
The same considerations have to be taken
here as in Case I as to whether it is really needed to have
such a small NEAT.
(2) Amplifier Limit . Table VIII lists the NEAT
achievable for each system if they are operated at the am-
plifier noise limit. If amplifier noise limited NEAT is
less than . 1°K, it will simply be listed as .1.
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2.4-2.7 .32 .1 .609
2.7-3.0 .11 .1 .223
3.0-5.5 .1 .1 .1
8.0-12.5 .1 .1 .1
* Fast Interface State
(3) CCD Requirements . Table IX list the CCD
transfer efficiency required such that the signal will only
suffer 5% loss after transferring through the CCD.
TABLE IX CCD Transfer Efficiency
AX u e ye
2..4-2.7 .95 .000025 _ —
2.,7-3.0 .95 .000025 - -
3.,0-5.5 .95 .00019 .975 .0001
8. 0-12.5 .95 .001 .995 .0001
(4) Conclusions. In the 2 .4-2. 7um and 2
.
7-
regions, the CID will be able to meet requirements if non-
uniformity can be circumvented. The vidicon will do the
same with a little better amplifier performance. The CCD
will again need work in surface states. The 3.0-5.5um and
8.0-12. 5)jm regions are a different story. Even though all
systems are nonuniformity limited at NEAT = .1°K, it has to
be considered how limited in resolution the CCD and CID will
be with a 06*66 and 12x12 arr;iy.
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3. Linear Array (Case III)
a. System Parameters
A 500 element linear array mechanically scanned
across the scene.
t„ = 33.3 msec
r
n = 500
scan time/line = .0667 msec = t JNT
t = 1.33xl0-7 sec
r
D = 25 cm F = 1.5 QYQY = (.lx.l)sr
A , = A /250.000d r'
n - G = To
- .5
T +T T = 77°
K
a L
vidicon capacitance = 30 pf
CID capacitance = 10 pf
CID reset capacitance = . 01 pf







The system performances are plotted in figure
3-7. The dashed lines represent NEAT = .1°K for each spec-
tral region. For these cases, the three lower spectra] re-
gions are generally amplifier limited because the integration
time is so short.
(1) Nonuniformity Limit . Disregarding amplifier
noise Table X lists the nonuniformity requirements to achieve















Table XI lists the nonuniformity require-
ments to achieve the BLIP performance.
TABLE XI Nonuniformity to Achieve BLIP, Case III
AX g Equivalent NEAT at BLIP (°C)
2,,4-2.7 4.1%
2.,7-3.0 2.4%






Note in three of these cases, NEAT = . 1°K
is below the BLIP performance. Therefore, it will be impos-
sible to achieve NEAT - . 1°K.
(2) Amplifier Limited . Table XII lists the
equivalent NEAT if amplifier noise limits the performance.
Again, the NEAT will be listed as .1 if the amplifier limited







TABLE XII NEAT if Amplifier Limited, Case III






* Fast Interface State
Note that the two shorter spectral regions
have ridiculously large amplifier limited NEAT's.
(3) CCD Requirements . For a transfer loss of
.05, e must be .000052 or less.
(4) Conclusions . This linear array is clearly
not as good as the area array because of the short, integra-
tion time. A possible solution is to construct an area
array using m linear arrays, each made up of shorter linear
arrays. By using these in a staggered mode of operation,
longer integration time can be achieved with better perform-
ance.
E. SCHEMES TO IMPROVE DETECTOR ARRAY PERFORMANCE
Much of these ideas to improve detector array performance
are originated in a General Electric Report on Background
Suppression
.
1 . Improvement of Storage Capacity
a. Increasing the Storage Area
To increase the charge storage capacity, the tar-
get detector area is held cnn: ; l.an I but I he volume of L he
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storage cell is increased by increasing the storage area. A
mask is placed over the extra area that is not acting as a
detector to prevent photons from penetrating. Defining K as
the ratio of enlarged storage area to active area, it can be
shown that the maximum background flux, Q,, allowable is in-
creased by this factor of K.
b. DC Bias Removal
In this region of the spectrum the background
photon flux is several orders of magnitude larger than the
signal photon flux. Therefore if this background can be
partially removed, the integration time can be increased. A
method of accomplishing this is shown in figure 3-8. After
the well is partially filled, a portion of the signal is
skimmed off and transferred into a storage well that is pro-
tected from photon flux by a special mask. This skimming
off process is repeated as amny times as necessary to achieve
the specified frame time. This process is applicable to
both the CID and CCD but not the vidicon. This method
should be easily applied to linear arrays. For area arrays,
there may be some difficulty due to the increased size of
the three gate array.
The specifics of operation are as follows. By
external adjustment the amount of voltage applied to the
transfer gate and thus the amount of charge transferred is
controlled. As shown in figure 3-8, at time t 3 , the amount
of charge left in the receiver cell should be equal to the


















Figure 3-8 Operation of Multi-Gate Structure
so

controls the size of the storage cell which also depends on
the charge storage capacity of the semiconductor.
Letting AQ equal the amount of charge trans-
ferred each time, j equal the number of times charge is
transferred, and F equal the ratio of fat zero at the re-







F is set by the operator by illuminating the detector array
with a blackbody or looking at a scene that is mostly back-
ground. Since Q is known, a trade off can then be made
between AQ and j . AQ determines the large signal end of the
dynamic range of the imager. The small signal end of the
dynamic range is the NEAT = .1°K which is the minimum tem-
perature difference discernable. The AQ discussed here is
related to the greatest temperature difference in the scene
the imager can detect before blooming occurs.
2. Nonuniformity Compensation
a. Individual Amplifiers
The simplest method to compensate for a nonuni-
formity is to read out each element into its own amplifier.
The array is illuminated with a blackbody and each amplifier
is adjusted to give a uniform presentation. From time to
time the amplifiers would have to be readjusted to correct
for drifts and degradations. This method is theoretically
the best but in most cases costly to implement, especially





b. Adjustment of Parallel Analog Channels
The signal from a linear array is read out seri-
ally and amplified by an integrating preamp and then demul-
tiplexed into parallel channels which are then low pass
filtered. The pads following the low pass filters are ad-
justed to give a constant presentation from a blackbody.
Again the pads have to be readjusted from time to time to
correct for variations in time. Figure 3-9 shows a block
diagram of this scheme. This is simpler to implement than
method 1 above since an amplifier isn't required for each
element but one for each linear array. The design of its
length is closely related to the integration time. This
method is applicable to both CID and CCD's.
c. Read Only Memory (ROM) Method of Correction
This scheme employs a ROM to record the nonuni-
formity of each cell and they in turn control the gain of a
variable gain amplifier as each element is read out. Figure
3-10(a) shows how the nonuniformity is stored in the ROM
when the array is under constant illumination. Figure 3-10(b)
shows the scheme in operation.
The following discussion will determine how much
improvement one can expect from such an arrangement. Since
this is a digital scheme, the exact correction for g cannot
be made. Assuming that the reference signal is equal to one
of the signals of the array and g = 0.1, the range of the



































































































Block Diagram of ROM Method to Correct Nonuniformity
84

The accuracy or smallest number that g can be
limited to is dependent on the number of bits of ROM used to
store each element's nonuniformity . For example, four bits
are necessary to improve g to 10% or . 1.
Each case studied previously will be investi-
gated to see what size of ROM is needed to improve their
performance to NEAT = . 1° K or to reach BLIP conditions. It
is assumed that g = 0.5 is the worst case of nonuniformity
to be expected from a practical detector array.
(1) Case I Improvement . Table XIII summarizes
the number of bits of ROM needed per element and array to
reach NEAT = .1°K.
TABLE XIII ROM Requirements, Case I





(2) Case II Improvement . Table XIV summarizes
the number of bits of ROM needed per element and array to
reach a NEAT = .1°K.
2.4-2.7 .32% 9 bits
2.7-3.0 .28% 9 bits
3.0-5.5
. 171% 10 bits
8.0-12.5
. 078% 11 bits

TABLE XIV ROM Requirements, Case II
2.4-2.7 .32% 9 bits
2.7-3.0 .28% 9 bits
3.0-5.5 .17% 10 bits
8.0-12.5 . 078% 11 bits





(3) Case III Improvement . Table XV summarizes
the bits of ROM needed to operate the linear array at BLIP
which is a more meaningful system performance than NEAT=.1°K
in this case.
TABLE XV ROM Requirements, Case III
AX g ROM/ element ROM/array
2.4-2.7 4.1% 5 bits 2,500 bits
2.7-3.0 2.4% 6 bits 3,000 bits
3.0-5.5 .089% 11 bits 5,500 bits
8.0-12.5
. 017% 13 bits 6,500 bits
d. Time Delay Integration (TDI)
A more complicated scheme to improve nonuniform-
ity is to have multiple linear arrays perpendicular to the
scan direction. If the signals from these multiple arrays
are added with proper phasing to add the signals from the
same target coherently, the nonuniformity effect can be
averaged and system sensitivity can be enhanced by the square
root ol the number of TDI elements used. This method is
particularly effective if the arrays have a constant gradient
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of nonuniformity along the linear array as two with similar
gradients can be arranged, so their scan linearities run
opposite one another and will cancel. Figure 3-11 shows a
block diagram of this scheme.
e. Automatic Gain Control
A limiting feature in the above scheme is the
A-D and D-A conversions and the large ROM size required. It
is desirable to develop a system where the gain of the cor-
recting amplifier is controlled by analog signals. There-
fore the solution is to store the nonuniformity signal from
a blackbody illumination in a capacitor which would control
a variable gain amplifier. If the capacitor would retain
its full charge this would minimize the effects of nonuni-
formity effectively. However, the limiting factor here is
— t /RP
the RC time constant of the capacitor, since (1-g) = e '
The charges on the capacitors used for correcting the non-
uniformity will have to be reset periodically.
F. DEVELOPMENT OF AN ANALYSIS TOOL FOR DESIGNING AN INFRARED
SYSTEM
In this analysis, the equations developed in section
III-B are used and certain basic parameters are set. These
are:
n = t = .51 o
D = 25 cm F = 1.5 ttFQV = (.lx.l)sr
T +T T = 77 °Ka L
CID capacitance = 10 pf
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CCD capacitance = 10 pf
T = atmospheric transmittance = 0.5
Ngs
= IxlO 11
The analysis consists of two parts as described below. The
system used is for imaging in the 3.0-5.5um region which
given a limiting background of Q, = 2. 28x10* 6 photons/sec-cm 2
and a signal Q = 3.9xl0 11* photons/sec-cm 2 for a 2tt field of
view. Using the relationships between NEFD, NEAT, and Q ,
figure 3-12 is plotted for various values of NEAT with total
number of elements and NEFD as the two variables. Superim-
posed on this plot are lines for various values of nonuni-
formity, g.
When designing an infrared system either NEAT or M will
be known. Using one of these parameters figure 3-12 is used
to determine the other parameter making sure that the non-
uniformity can be met or an improvement package such as the
ROM or AGC can meet this and still meet other system param-
eters such as weight, power consumption, and cost. After
this information is obtained, figures 3-1, 3-2, and 3-3 must
be consulted to make decisions as to charge storage capacity,
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To successfully image in the infrared, a basic unit of
the imager, the charge transport device must be developed.
This includes a semiconductor with an energy gap compatible
to the spectral region of interest and a high dielectric in-
sulator for large charge storage capability.
A thin film PbTe semiconductor was developed success-
fully. A titanium dioxide insulator was developed with en-
couraging insulator properties. With continuing effort in
developing the anodization method, device quality insulator
films can be developed. After fabricating the insulator and
semiconductor together and applying a metal contact, this
MIS capacitor should exhibit good MIS properties.
B. SYSTEM ANALYSIS
A study of various infrared imaging systems was under-
taken to determine their noise limitations and their system
performances. The systems included the vidicon , CCD , and
CID. Spectral regions investigated included the 2.4-2. 7um,
2.7-3.0um, 3. 0-5. 5pm, and 8.0-12.5um.
The first case studied assumed that each detector element
was capable of an integration time of 33.3 msec to be com-
patible with real time television type of display. For sys-
tem performance of NEAT = .1°K, the four spectral regions
were nonuniforrnity limited for CID operation. For the
!»1

vidicon and CCD, the two short wavelength regions were
amplifier noise and fast interface states limited, respec-
tively. For the two longer wavelength regions, they were
nonuniformity limited.
The second case assumed a charge storage capacity and
readout time which are practical within the present day
technology. The largest array size was chosen subject to
these constraints. For the two lower wavelength regions,
integration time can be 33.3 msec and the array size is
250,000 elements. Thus their limitations were the same as
in the first case. It was much different in the two longer
spectral regions as integration time was severely limited by
the large background photon flux, thus limiting the array
sizes to 4356 and 144 elements, respectively. Therefore,
the NEAT performance analysis carried out in this thesis
must be extended and combined with an analysis of imaging
quality such as the MTF and the spatial resolution calcula-
tions, which have not been done in this thesis.
The third case studied involved a linear array scanned
across the scene mechanically. Because of the short inte-
gration times, the amplifier noise limited performance in
all but the longer spectral regions. The method to avoid
this difficulty is to construct an area array of many linear
arrays. By staggering them, the integration time can be in-
creased and thus system performance can be improved.
Various methods of improving system performance were
discussed [Ref. 11]. Increasing t lie storage area and using
02

dc blocking were two methods to increase the charge storage
capability and thus integration time. The three gate device
for dc blocking provides the greatest promise.
Several methods were suggested to minimize the detri-
mental effects of nonuniformities. These included individ-
ual amplifiers for each element, adjustment of parallel
analog channels, read only memories (ROM), time delay inte-
gration, and automatic gain control (AGC). Of these methods,
the AGC has the most promise as it can achieve more accurate
nonuniformity improvement using fewer components.
Finally, a method was suggested to meet the requirements
for a particular system. By plotting a few basic equations,
tradeoffs can be made between various system parameters to
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